We study reconfigurable and noise-coexistence information processing system utilizing nanostructures. We implement a threshold logic circuit and a double threshold function using a GaAs-based nanowire field-effect transistor (FET) network. A noise coexistence capability is based on a noise-assisted state transition in a threshold function in a threshold logic element. We fabricate a circuit reconfigurable between NAND and NOR functions. A hysteresis transfer characteristic with double threshold is realized in the GaAs nanowire by using a silicon nitride (SiN) as the gate insulator. We introduce a unique inverter design using the SiN-gate FET as a load to achieve the transfer characteristic with clockwise hysteresis, similar to a Schmitt trigger.
Introduction
A reconfigurability of a circuitry and its ability to operate in noisy condition are attractive options for ultra-low-power information processing systems. Highly energyefficient information processing of the biological systems is understood to partly arise from these strategies [1, 2] . In a high-density implementation utilizing semiconductor nanostructures and single molecule networks, both the logical and physical architectures of the system should be simple as possible. The threshold logic [3, 4] is the one of the possible logic architectures having a simple structure and reconfigurable capability. In this system, a fundamental Boolean function is represented by a summer and a threshold device and the function can be changed by shifting the threshold value. A potential approach for the noise coexistence is to use the noise-induced phenomenon in the threshold system such as stochastic resonance (SR), where the response to a weak signal is optimized by adding noise [5, 6] . The combination of the threshold logic and the stochastic resonance is known as logical stochastic resonance [7, 8] . In this paper, we investigate the implementation of the threshold logic circuit by integrating nanowire field-effect transistor (FET) together with double threshold function. The double threshold function having an appropriate hysteresis loop is known to show better SR response with a signal-to-noise ratio gain [9] . For implementation of such device and circuit, we apply our circuit technology using a GaAs-based nanowire network structure [10] [11] [12] [13] [14] [15] [16] . Previously we demonstrated a NOR gate operation of the threshold logic circuit, although the changing function has not been achieved yet [17] . Our unique technique to cause the stochastic resonance in the nanowire FET [18, 19] is also applied to the inverter for the threshold function.
Concept and design
The basic concept of the threshold logic circuit in this study is shown in Fig. 1 .
A simple threshold logic element consists of a summer and a threshold transfer function as shown in Fig. 1(a) . The output ƒ of the element is "1" when the sum of the multiple inputs exceeds the threshold value q, else "0" [3, 4] . Namely,
where x i is the input and q is a threshold value. In this study a two-variable binary logic, i ={0, 1}, is considered. As shown in the waveforms in the right of Fig. 1(a) , if the threshold is low, q = q L , the circuit operates as an OR gate, else if the threshold is high, q = q H , it operates as an AND gate.
Our design of a two-variable threshold logic circuit using the GaAs-based nanowire FETs is shown in Fig. 1(b) . This circuit is designed using only the n-channel FETs, whereas the conventional Si CMOS (complementary metal-oxide-semiconductor) architecture uses both n-and p-channel FETs that makes the physical structure and the fabrication process complicated. The input voltage signal are converted to the current and summed at the node on the basis of Kirchhoff's laws. The current sum is again converted to the voltage signal through a resistor FET in the middle of the diagram, then the voltage is inputted to an inverter operating as a threshold function. Then the output of the circuit gives the invert of ƒ and the system operates as NOR or NAND gate. The input level of the inverter can be adjusted by changing the conductance of the resistor FET through adjusting its gate voltage, V Goffset . The relative threshold between the inverter and the input signal is changed by V Goffset and the logic function can be changed.
The mechanism for the noise coexistence of this system is in the inverter shown in Fig. 1(b) . This inverter consists of a silicon-nitride (SiN) insulated-gate FET as a load FET and a conventional Schottky-gate nanowire FET as a driver, whereas previously we discussed the inverter using the SiN-gate FET as the driver [17] . The double threshold characteristic is obtained owing to the thin SiN insulator having electron traps. Gate voltage-dependent charging and discharging of the electron traps causes the hysteresis in the transfer characteristic [13, 20] . It shows a clockwise hysteresis loop. The conductance of the FET is changed to inhibit the signal transmission by the increased input signal. The inverter having the SiN-gate FET as the driver also shows the inhibitory response even though it exhibits double threshold voltage transfer curve. To obtain the enhanced stochastic resonance response, we need an inverter having a clockwise hysteresis like a Schmitt trigger. Then we use the SiNgate FET as the load of the inverter and the input signal is also given to it. If the input signal exceeds the high threshold, the driver FET turns on and the load FET moves to the low conductance state simultaneously. Then the threshold of the inverter shifts to low one. This means that the increased input signal promotes the system to respond to the weak signal.
Device and circuit fabrication
We fabricated a threshold logic circuit with a conventional inverter for demonstrating the changing the logic function. The inverters integrating a nanowire SiN-gate nanowire FET and a conventional FET were also fabricated and characterized. which was changed with the insulator formation process condition [20] . From the separate experiments, the state holding time for high and low drain current states, corresponding to the time constants of the discharging and charging the electron trap, were in a second order. The longer holding time of the low current state than that of the high state was observed, suggesting that the trap tended to hold the electron rather than empty.
We compared the two types of the inverters having a conventional Schottky gate FET and a SiN-gate FET. Figure 6(a) shows the measured transfer characteristic of the inverter in which the SiN-gate FET was used as a driver FET as shown in the left of the figure. The inverter exhibited the double threshold and the direction of the hysteresis was anticlockwise. This meant that an increased input signal shifted the threshold from low to high and the system response was inhibited by the input. On the other hand, the inverter having a SiN-gate FET as the load as shown in Fig. 1(b) , the transfer curve exhibited the clockwise hysteresis. This is similar to the Schmitt trigger inverter, which appears the stochastic resonance response having the SNR (signal-to-noise ratio) gain to the weak signal [9] . It is noted that the input was also given to the gate of the load FET in this inverter and the hysteresis of the SiN-gate FET reflected in the inverter transfer characteristic. In this configuration, a large input signal increased the load resistance and shifted the threshold of the inverter from high to low. Then the system response was promoted by the increased input.
We examined the time-domain response to the small signal in the fabricated inverter in Fig. 6(b). Figure 7(a) shows the input-output waveforms of the inverter for the signal with pre-pulsation to assist the state switching. The input voltage swing was 0.5 V, which was insufficient to switch the states of the SiN-gate FET whose thresholds were -1 V and +0.1 V. The width and the amplitude of the pre-pulsation was 0.2 s and ±1.5 V, respectively. When the input was low, the inverter gave the ideal high level. On the other hand, when the input was high, the output once dropped and then gradually increased to 0.5 V after pre-pulsation. This transient arose from the state holding time of the SiN-gate FET. The load FET gradually changed the state from OFF to ON after the positive pulsation for turn off this FET.
Then we used Gaussian noise for assisting the state transition, instead of the prepulse. The standard deviation of the noise amplitude, V rms , was 0.3 V and the bandwidth was 15 MHz. The obtained input-output waveforms are shown in Fig. 7(b) . In this graph, the noise was imposed from 10 s. It should be noted that the data was averaged in the measurement system at each time point and the noise appeared small in this plot compared to the imposed one. Before imposing the noise, the output of the inverter could not sufficiently decrease to low level when the input was high. However, imposing the noise, the output clearly decreased to almost zero when the input was high.
The logic swing could be almost the same to V DD = 0.5 V. This result demonstrated that our inverter with configuration in Fig. 1(b) could respond to the small input by imposing noise, confirming the potential for operating the threshold logic circuit with low voltage even under noisy condition. The mechanism of the such stable switching is the noise-assisted state transition. The imposed noise with an appropriate amplitude assisted the small signal for "high" to cross the high threshold, but did not assisted it to cross the low threshold. In the case of the input signal for "low", the similar situation took place. The frequent threshold crossing owing to the small noise autocorrelation time, approximately 0.07 µs in this experiment, made it possible to effectively keep the state after switching, even with the short state holding time of the SiN-gate FET around ms. Therefore an optimal noise intensity exists for switching, like the stochastic resonance.
Conclusions
For a low-power information processing system coexisting with noise, we 
